

# BLL6G1214L-250; BLL6G1214LS-250

LDMOS L-band radar power transistor

Rev. 2 — 24 June 2013

Product data sheet

## 1. Product profile

### 1.1 General description

250 W LDMOS power transistor intended for L-band radar applications in the 1.2 GHz to 1.4 GHz range.

**Table 1. Test information**

Typical RF performance at  $T_{case} = 25\text{ °C}$ ;  $t_p = 1\text{ ms}$ ;  $\delta = 10\%$ ;  $I_{Dq} = 150\text{ mA}$ ; in a class-AB production test circuit.

Test signal	f (GHz)	V <sub>DS</sub> (V)	P <sub>L</sub> (W)	G <sub>p</sub> (dB)	η <sub>D</sub> (%)	t <sub>r</sub> (ns)	t <sub>f</sub> (ns)
pulsed RF	1.2 to 1.4	36	250	15	45	15	5

### 1.2 Features and benefits

- Easy power control
- Integrated ESD protection
- High flexibility with respect to pulse formats
- Excellent ruggedness
- High efficiency
- Excellent thermal stability
- Designed for broadband operation (1.2 GHz to 1.4 GHz)
- Internally matched for ease of use
- Compliant to Directive 2002/95/EC, regarding Restriction of Hazardous Substances (RoHS)





### 1.3 Applications

- L-band power amplifiers for radar applications in the 1.2 GHz to 1.4 GHz frequency range



## 2. Pinning information

**Table 2. Pinning**

Pin	Description	Simplified outline	Graphic symbol
<b>BLL6G1214L-250 (SOT502A)</b>			
1	drain		 sym112
2	gate		
3	source		
<b>BLL6G1214LS-250 (SOT502B)</b>			
1	drain		 sym112
2	gate		
3	source		

[1] Connected to flange

## 3. Ordering information

**Table 3. Ordering information**

Type number	Package		
	Name	Description	Version
BLL6G1214L-250	-	flanged ceramic package; 2 mounting holes; 2 leads	SOT502A
BLL6G1214LS-250	-	earless flanged ceramic package; 2 leads	SOT502B

## 4. Limiting values

**Table 4. Limiting values**

*In accordance with the Absolute Maximum Rating System (IEC 60134).*

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{DS}$	drain-source voltage		-	89	V
$V_{GS}$	gate-source voltage		-0.5	+11	V
$T_{stg}$	storage temperature		-65	+150	°C
$T_j$	junction temperature		-	200	°C

## 5. Thermal characteristics

**Table 5. Thermal characteristics**

Symbol	Parameter	Conditions	Typ	Unit
$R_{th(j-case)}$	thermal resistance from junction to case	$T_{case} = 85\text{ °C}; P_L = 250\text{ W}$	0.244	K/W
$Z_{th(j-c)}$	transient thermal impedance from junction to case	$T_{case} = 85\text{ °C}; P_L = 250\text{ W}$	[1]	
		$t_p = 1000\text{ }\mu\text{s}; \delta = 10\text{ %}$	0.124	K/W
		$t_p = 100\text{ }\mu\text{s}; \delta = 10\text{ %}$	0.059	K/W
		$t_p = 200\text{ }\mu\text{s}; \delta = 10\text{ %}$	0.077	K/W
		$t_p = 300\text{ }\mu\text{s}; \delta = 10\text{ %}$	0.088	K/W
		$t_p = 100\text{ }\mu\text{s}; \delta = 20\text{ %}$	0.078	K/W

[1]  $Z_{th(j-c)}$  values are calculated from results obtained with ANSYS simulations and confirmed with IR measurements during development stage. During production: guaranteed by design.

## 6. Characteristics

**Table 6. DC Characteristics**

$T_j = 25\text{ °C}$

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{(BR)DSS}$	drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 3.36\text{ mA}$	91.5	-	105.5	V
$V_{GS(th)}$	gate-source threshold voltage	$V_{DS} = 20\text{ V}; I_D = 336\text{ mA}$	1.4	1.9	2.4	V
$I_{DSS}$	drain leakage current	$V_{GS} = 0\text{ V}; V_{DS} = 42\text{ V}$	-	-	4.2	$\mu\text{A}$
$I_{DSX}$	drain cut-off current	$V_{GS} = V_{GS(th)} + 3.75\text{ V};$ $V_{DS} = 10\text{ V}$	50	59	-	A
$I_{GSS}$	gate leakage current	$V_{GS} = 11\text{ V}; V_{DS} = 0\text{ V}$	-	-	420	nA
$g_{fs}$	forward transconductance	$V_{DS} = 10\text{ V}; I_D = 336\text{ mA}$	51.6	-	-	mS
$R_{DS(on)}$	drain-source on-state resistance	$V_{GS} = V_{GS(th)} + 3.75\text{ V};$ $I_D = 11.7\text{ A}$	-	-	127	$\text{m}\Omega$

**Table 7. AC Characteristics**

$T_j = 25\text{ °C}$

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$C_{iss}$	input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 40\text{ V}; f = 1\text{ MHz}$	-	285	-	pF
$C_{oss}$	output capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 40\text{ V}; f = 1\text{ MHz}$	-	90	-	pF
$C_{rss}$	reverse transfer capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 40\text{ V}; f = 1\text{ MHz}$	-	3	-	pF

**Table 8. RF characteristics**

Test signal: pulsed RF;  $t_p = 1\text{ ms}; \delta = 10\text{ %}$ ; RF performance at  $V_{DS} = 36\text{ V}; I_{Dq} = 150\text{ mA}$ ;  $T_{case} = 25\text{ °C}$ ; unless otherwise specified, in a class-AB production test circuit.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$P_L$	output power		250	-	-	W
$f_{range}$	frequency range		1200	-	1400	MHz
$t_p$	pulse duration	$\delta = 10\text{ %}$	-	-	1	ms
		$\delta = 20\text{ %}$	-	-	100	$\mu\text{s}$

**Table 8. RF characteristics ...continued**

Test signal: pulsed RF;  $t_p = 1\text{ ms}$ ;  $\delta = 10\%$ ; RF performance at  $V_{DS} = 36\text{ V}$ ;  $I_{Dq} = 150\text{ mA}$ ;  $T_{case} = 25\text{ }^\circ\text{C}$ ; unless otherwise specified, in a class-AB production test circuit.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$\eta_D$	drain efficiency		42	45	-	%
$t_r$	rise time	$P_L = 250\text{ W}$	[1]	-	200	ns
$t_f$	fall time	$P_L = 250\text{ W}$	[1]	-	200	ns
$G_p$	power gain		13	15	-	dB
$P_{\text{droop(pulse)}}$	pulse droop power		-	-	0.6	dB
$RL_{\text{in}}$	input return loss		-	-	-7	dB

[1] The rise and fall time of the input circuit will be 5 ns maximum.

## 7. Test information

### 7.1 Ruggedness in class-AB operation


The BLL6G1214L-250 and BLL6G1214LS-250 are capable of withstanding a load mismatch corresponding to  $VSWR = 10 : 1$  through all phases under the following conditions:  $V_{DS} = 36\text{ V}$ ;  $I_{Dq} = 150\text{ mA}$ ;  $P_L = 250\text{ W}$ ;  $t_p = 1\text{ ms}$ ;  $\delta = 10\%$ .

### 7.2 Impedance information

**Table 9. Typical impedance**


Typical values unless otherwise specified.

f	$Z_S$	$Z_L$
GHz	$\Omega$	$\Omega$
1.2	$1.077 - j2.78$	$1.288 - j1.014$
1.3	$1.352 - j2.949$	$1.139 - j1.086$
1.4	$1.881 - j2.640$	$1.038 - j1.132$



**Fig 1. Definition of transistor impedance**

**7.3 Circuit information**



**Table 10. List of components**

For test circuit see [Figure 2](#).


Component	Description	Value	Remarks
C1, C2, C3, C4, C7	multilayer ceramic chip capacitor	56 pF	[1]
C5, C8	multilayer ceramic chip capacitor	200 pF	[2]
C6, C9	multilayer ceramic chip capacitor	1 nF	[3]
C10	multilayer ceramic chip capacitor	10 $\mu\text{F}$ , 20 V	
C11	electrolytic capacitor	22 $\mu\text{F}$ , 63 V	
R1	resistor	10 $\Omega$	SMD 0603

[1] American Technical Ceramics type 100A or capacitor of same quality.

[2] American Technical Ceramics type 100B or capacitor of same quality.


[3] American Technical Ceramics type 700A or capacitor of same quality.

**7.4 Graphical data**




$t_p = 100 \mu s; \delta = 10 \%; T_h = 25 \text{ }^\circ\text{C}.$   
 (1)  $f = 1200 \text{ MHz}$   
 (2)  $f = 1300 \text{ MHz}$   
 (3)  $f = 1400 \text{ MHz}$

**Fig 3. Power gain as a function of output power; typical values**




$t_p = 100 \mu s; \delta = 10 \%; T_h = 25 \text{ }^\circ\text{C}.$   
 (1)  $f = 1200 \text{ MHz}$   
 (2)  $f = 1300 \text{ MHz}$   
 (3)  $f = 1400 \text{ MHz}$

**Fig 4. Drain efficiency as a function of output power; typical values**




$t_p = 100 \mu s; \delta = 10 \%; T_h = 25 \text{ }^\circ\text{C}.$   
 (1)  $f = 1200 \text{ MHz}$   
 (2)  $f = 1300 \text{ MHz}$   
 (3)  $f = 1400 \text{ MHz}$

**Fig 5. Output power as a function of input power; typical values**




$P_L = 250 \text{ W}; t_p = 100 \mu s; \delta = 10 \%; T_h = 25 \text{ }^\circ\text{C}.$

**Fig 6. Power gain, input return loss and drain efficiency as function of frequency; typical values**




$t_p = 1 \text{ ms}; \delta = 10 \%; T_h = 25 \text{ }^\circ\text{C}.$   
 (1)  $f = 1200 \text{ MHz}$   
 (2)  $f = 1300 \text{ MHz}$   
 (3)  $f = 1400 \text{ MHz}$

**Fig 7. Output power as a function of input power; typical values**




$t_p = 1 \text{ ms}; \delta = 10 \%; T_h = 25 \text{ }^\circ\text{C}.$   
 (1)  $f = 1200 \text{ MHz}$   
 (2)  $f = 1300 \text{ MHz}$   
 (3)  $f = 1400 \text{ MHz}$

**Fig 8. Power gain as a function of output power; typical values**




$t_p = 1 \text{ ms}; \delta = 10 \%; T_h = 25 \text{ }^\circ\text{C}.$   
 (1)  $f = 1200 \text{ MHz}$   
 (2)  $f = 1300 \text{ MHz}$   
 (3)  $f = 1400 \text{ MHz}$

**Fig 9. Drain efficiency as a function of output power; typical values**




$P_L = 250 \text{ W}; t_p = 1 \text{ ms}; \delta = 10 \%; T_h = 25 \text{ }^\circ\text{C}.$

**Fig 10. Power gain, input return loss and drain efficiency as function of frequency; typical values**




$f = 1300 \text{ MHz}; t_p = 1 \text{ ms}; \delta = 10 \text{ \%}$ .  
 (1)  $T_h = 25 \text{ }^\circ\text{C}$   
 (2)  $T_h = 85 \text{ }^\circ\text{C}$

**Fig 11. Output power as a function of input power; typical values**




$f = 1300 \text{ MHz}; t_p = 1 \text{ ms}; \delta = 10 \text{ \%}$ .  
 (1)  $T_h = 25 \text{ }^\circ\text{C}$   
 (2)  $T_h = 85 \text{ }^\circ\text{C}$

**Fig 12. Power gain as a function of output power; typical values**




$f = 1300 \text{ MHz}; t_p = 1 \text{ ms}; \delta = 10 \text{ \%}$ .  
 (1)  $T_h = 25 \text{ }^\circ\text{C}$   
 (2)  $T_h = 85 \text{ }^\circ\text{C}$

**Fig 13. Drain efficiency as a function of output power; typical values**



$f = 1300 \text{ MHz}; t_p = 100 \text{ } \mu\text{s}; \delta = 10 \text{ \%}$ .  
 (1)  $T_h = 25 \text{ }^\circ\text{C}$   
 (2)  $T_h = 85 \text{ }^\circ\text{C}$


**Fig 14. Output power as a function of input power; typical values**



$f = 1300 \text{ MHz}; t_p = 1 \text{ ms}; \delta = 10 \text{ \%}$ .

- (1)  $T_h = 25 \text{ }^\circ\text{C}$
- (2)  $T_h = 85 \text{ }^\circ\text{C}$

**Fig 15. Power gain as a function of output power; typical values**



$f = 1300 \text{ MHz}; t_p = 100 \text{ } \mu\text{s}; \delta = 10 \text{ \%}$ .

- (1)  $T_h = 25 \text{ }^\circ\text{C}$
- (2)  $T_h = 85 \text{ }^\circ\text{C}$

**Fig 16. Drain efficiency as a function of output power; typical values**

**8. Package outline**

Flanged ceramic package; 2 mounting holes; 2 leads

SOT502A




Fig 17. Package outline SOT502A

Earless flanged ceramic package; 2 leads

SOT502B




Fig 18. Package outline SOT502B

## 9. Handling information

### CAUTION



This device is sensitive to ElectroStatic Discharge (ESD). Observe precautions for handling electrostatic sensitive devices.

Such precautions are described in the *ANSI/ESD S20.20*, *IEC/ST 61340-5*, *JESD625-A* or equivalent standards.

## 10. Abbreviations

Table 11. Abbreviations

Acronym	Description
ESD	ElectroStatic Discharge
IR	InfraRed
L-band	Long wave band
LDMOS	Laterally Diffused Metal-Oxide Semiconductor
SMD	Surface Mounted Device
VSWR	Voltage Standing-Wave Ratio

## 11. Revision history

Table 12. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
BLL6G1214L-250_1214LS-250 v.2	20130624	Product data sheet	-	BLL6G1214L-250 v.1
Modifications		<ul style="list-style-type: none"> <li>The document now describes both the eared and earless version of this product: BLL6G1214L-250 and BLL6G1214LS-250 respectively.</li> <li><a href="#">Section 1.2 on page 1</a>: removed first list item</li> <li><a href="#">Table 4 on page 2</a>: removed <math>I_{Dq}</math> from table</li> <li><a href="#">Section 6 on page 3</a>: section updated</li> <li><a href="#">Section 7.1 on page 4</a>: section moved from <a href="#">Section 6</a> to <a href="#">Section 7</a>.</li> <li><a href="#">Section 7 on page 4</a>: section was regrouped</li> </ul>		
BLL6G1214L-250 v.1	20120216	Preliminary data sheet	-	-

## 12. Legal information

### 12.1 Data sheet status

Document status <sup>[1][2]</sup>	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.nxp.com>.

### 12.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

**Short data sheet** — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

### 12.3 Disclaimers

**Limited warranty and liability** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

**Limiting values** — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

**Terms and conditions of commercial sale** — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Non-automotive qualified products** — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

## 12.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

## 13. Contact information

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

**14. Contents**

**1 Product profile . . . . . 1**

1.1 General description . . . . . 1

1.2 Features and benefits . . . . . 1

1.3 Applications . . . . . 1

**2 Pinning information . . . . . 2**

**3 Ordering information . . . . . 2**

**4 Limiting values . . . . . 2**

**5 Thermal characteristics . . . . . 3**

**6 Characteristics . . . . . 3**

**7 Test information . . . . . 4**

7.1 Ruggedness in class-AB operation . . . . . 4

7.2 Impedance information . . . . . 4

7.3 Circuit information . . . . . 5

7.4 Graphical data . . . . . 6

**8 Package outline . . . . . 10**

**9 Handling information . . . . . 12**

**10 Abbreviations . . . . . 12**

**11 Revision history . . . . . 12**

**12 Legal information . . . . . 13**

12.1 Data sheet status . . . . . 13

12.2 Definitions . . . . . 13

12.3 Disclaimers . . . . . 13

12.4 Trademarks . . . . . 14

**13 Contact information . . . . . 14**

**14 Contents . . . . . 15**

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2013. All rights reserved.

For more information, please visit: <http://www.nxp.com>  
 For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

Date of release: 24 June 2013  
 Document identifier: BLL6G1214L-250\_1214LS-250